



# 8008/8008-1 EIGHT-BIT MICROPROCESSOR

- Instruction Cycle Time — 12.5  $\mu$ s with 8008-1 or 20  $\mu$ s with 8008
  - Directly Addresses 16K x 8 Bits of Memory (RAM, ROM, or S.R.)
  - Interrupt Capability
- 48 Instructions, Data Oriented
  - Address Stack Contains Eight 14-Bit Registers (Including Program Counter) Which Permit Nesting of Subroutines Up To Seven Levels

The 8008 is a single chip MOS 8-bit parallel central processor unit for the MCS-8 microcomputer system.


This CPU contains six 8-bit data registers, an 8-bit accumulator, two 8-bit temporary registers, four flag bits (carry, zero, sign, parity), and an 8-bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14-bit program counter and seven 14-bit words is used internally to store program and subroutine addresses. The 14-bit address permits the direct addressing of 16K words of memory (any mix of RAM, ROM or S.R.).

The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic, and jump to subroutine.


The normal program flow of the 8008 may be interrupted through the use of the INTERRUPT control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.

The READY command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.

OFFICE COPY



## 8008 FUNCTIONAL PIN DESCRIPTION

**D<sub>0</sub>-D<sub>7</sub>**

**BI-DIRECTIONAL DATA BUS.** All address and data communication between the processor and the program memory, data memory, and I/O devices occurs on these 8 lines. Cycle control information is also available.

**INT**

**INTERRUPT input.** A logic "1" level at this input causes the processor to enter the INTERRUPT mode.

**READY**

**READY input.** This command line is used to synchronize the 8008 to the memory cycle allowing any speed memory to be used.

**SYNC**

**SYNC output.** Synchronization signal generated by the processor. It indicates the beginning of a machine cycle.

 **$\phi_1, \phi_2$** 

Two phase clock inputs.

**S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>**

**MACHINE STATE OUTPUTS.** The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals S<sub>0</sub>, S<sub>1</sub>, and S<sub>2</sub>, along with SYNC inform the peripheral circuitry of the state of the processor.


**V<sub>CC</sub>** +5V ±5%

**V<sub>DD</sub>** -9V ±5%

## BASIC INSTRUCTION SET

### Data and Instruction Formats

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.



The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

<p>One Byte Instructions</p> <table border="1" style="margin-left: 20px;"> <tr> <td style="padding: 2px;">D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub></td> <td style="padding: 2px;">OP CODE</td> </tr> </table> <p>Two Byte Instructions</p> <table border="1" style="margin-left: 20px;"> <tr> <td style="padding: 2px;">D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub></td> <td style="padding: 2px;">OP CODE</td> </tr> <tr> <td style="padding: 2px;">D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub></td> <td style="padding: 2px;">OPERAND</td> </tr> </table> <p>Three Byte Instructions</p> <table border="1" style="margin-left: 20px;"> <tr> <td style="padding: 2px;">D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub></td> <td style="padding: 2px;">OP CODE</td> </tr> <tr> <td style="padding: 2px;">D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub></td> <td style="padding: 2px;">LOW ADDRESS</td> </tr> <tr> <td style="padding: 2px;">X X D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub></td> <td style="padding: 2px;">HIGH ADDRESS*</td> </tr> </table>	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OP CODE	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OP CODE	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OPERAND	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OP CODE	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	LOW ADDRESS	X X D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	HIGH ADDRESS*	<p><b>TYPICAL INSTRUCTIONS</b></p> <p>Register to register, memory reference, I/O arithmetic or logical, rotate or return instructions</p> <p>Immediate mode instructions</p> <p>JUMP or CALL instructions</p> <p>*For the third byte of this instruction, D<sub>6</sub> and D<sub>7</sub> are "don't care" bits.</p>
D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OP CODE												
D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OP CODE												
D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OPERAND												
D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OP CODE												
D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	LOW ADDRESS												
X X D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	HIGH ADDRESS*												

For the MCS-8™ a logic "1" is defined as a high level and a logic "0" is defined as a low level.

#### Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flip-flops except the carry.

MNEMONIC	MINIMUM STATES REQUIRED	INSTRUCTION CODE						DESCRIPTION OF OPERATION
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	
(1) MOV r <sub>1</sub> , r <sub>2</sub>	(5)	1	1	D	D	D	S S S	Load index register r <sub>1</sub> with the content of index register r <sub>2</sub> .
(2) MOV r, M	(8)	1	1	D	D	D	1 1 1	Load index register r with the content of memory register M.
MOV M, r	(7)	1	1	1	1	1	S S S	Load memory register M with the content of index register r.
(3) MVI r	(8)	0	0	D	D	D	1 1 0	Load index register r with data B . . . B.
		B	B	B	B	B	B B B	
MVI M	(9)	0	0	1	1	1	1 1 0	Load memory register M with data B . . . B.
		B	B	B	B	B	B B B	
INR r	(5)	0	0	D	D	D	0 0 0	Increment the content of index register r (r ≠ A).
DCR r	(5)	0	0	D	D	D	0 0 1	Decrement the content of index register r (r ≠ A).

#### Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

ADD r	(5)	1	0	0	0	0	S S S	Add the content of index register r, memory register M, or data B . . . B to the accumulator. An overflow (carry) sets the carry flip-flop.
ADD M	(8)	1	0	0	0	0	1 1 1	
ADI	(8)	0	0	0	0	0	1 0 0	Add the content of index register r, memory register M, or data B . . . B from the accumulator with carry. An overflow (carry) sets the carry flip-flop.
		B	B	B	B	B	B B B	
ADC r	(5)	1	0	0	0	1	S S S	Add the content of index register r, memory register M, or data B . . . B from the accumulator with carry. An overflow (carry) sets the carry flip-flop.
ADC M	(8)	1	0	0	0	1	1 1 1	
ACI	(8)	0	0	0	0	1	1 0 0	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator. An underflow (borrow) sets the carry flip-flop.
		B	B	B	B	B	B B B	
SUB r	(5)	1	0	0	1	0	S S S	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop.
SUB M	(8)	1	0	0	1	0	1 1 1	
SUI	(8)	0	0	0	1	0	1 0 0	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop.
		B	B	B	B	B	B B B	
SBB r	(5)	1	0	0	1	1	S S S	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop.
SBB M	(8)	1	0	0	1	1	1 1 1	
SBI	(8)	0	0	0	1	1	1 0 0	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop.
		B	B	B	B	B	B B B	

## BASIC INSTRUCTION SET

MNEMONIC	MINIMUM STATES REQUIRED	INSTRUCTION CODE				DESCRIPTION OF OPERATION
		D <sub>7</sub> D <sub>6</sub>	D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		
ANA r	(5)	1 0	1 0 0	S S S	Compute the logical AND of the content of index register r, memory register M, or data B . . . B with the accumulator.	
ANA M	(8)	1 0	1 0 0	1 1 1		
ANI	(8)	0 0	1 0 0	1 0 0		
XRA r	(5)	1 0	1 0 1	S S S	Compute the EXCLUSIVE OR of the content of index register r, memory register M, or data B . . . B with the accumulator.	
XRA M	(8)	1 0	1 0 1	1 1 1		
XRI	(8)	0 0	1 0 1	1 0 0		
ORA r	(5)	1 0	1 1 0	S S S	Compute the INCLUSIVE OR of the content of index register r, memory register m, or data B . . . B with the accumulator.	
ORA M	(8)	1 0	1 1 0	1 1 1		
ORI	(8)	0 0	1 1 0	1 0 0		
CMP r	(5)	1 0	1 1 1	S S S	Compare the content of index register r, memory register M, or data B . . . B with the accumulator. The content of the accumulator is unchanged.	
CMP M	(8)	1 0	1 1 1	1 1 1		
CPI	(8)	0 0	1 1 1	1 0 0		
RLC	(5)	0 0	0 0 0	0 1 0	Rotate the content of the accumulator left.	
RRC	(5)	0 0	0 0 1	0 1 0	Rotate the content of the accumulator right.	
RAL	(5)	0 0	0 1 0	0 1 0	Rotate the content of the accumulator left through the carry.	
RAR	(5)	0 0	0 1 1	0 1 0	Rotate the content of the accumulator right through the carry.	

## Program Counter and Stack Control Instructions

(4) JMP	(11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	X X X B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	1 0 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Unconditionally jump to memory address B <sub>3</sub> . . . B <sub>3</sub> B <sub>2</sub> . . . B <sub>2</sub> .
(5) JNC, JNZ, JP, JPO	(9 or 11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	0 C <sub>4</sub> C <sub>3</sub> B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	0 0 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Jump to memory address B <sub>3</sub> . . . B <sub>3</sub> B <sub>2</sub> . . . B <sub>2</sub> if the condition flip-flop is false. Otherwise, execute the next instruction in sequence.
JC, JZ, JM, JPE	(9 or 11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	1 C <sub>4</sub> C <sub>3</sub> B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	0 0 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Jump to memory address B <sub>3</sub> . . . B <sub>3</sub> B <sub>2</sub> . . . B <sub>2</sub> if the condition flip-flop is true. Otherwise, execute the next instruction in sequence.
CALL	(11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	X X X B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	1 1 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Unconditionally call the subroutine at memory address B <sub>3</sub> . . . B <sub>3</sub> B <sub>2</sub> . . . B <sub>2</sub> . Save the current address (up one level in the stack).
CNC, CNZ, CP, CPO	(9 or 11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	0 C <sub>4</sub> C <sub>3</sub> B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	0 1 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Call the subroutine at memory address B <sub>3</sub> . . . B <sub>3</sub> B <sub>2</sub> . . . B <sub>2</sub> if the condition flip-flop is false, and save the current address (up one level in the stack.) Otherwise, execute the next instruction in sequence.
CC, CZ, CM, CPE	(9 or 11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	1 C <sub>4</sub> C <sub>3</sub> B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	0 1 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Call the subroutine at memory address B <sub>3</sub> . . . B <sub>3</sub> B <sub>2</sub> . . . B <sub>2</sub> if the condition flip-flop is true, and save the current address (up one level in the stack). Otherwise, execute the next instruction in sequence.
RET	(5)	0 0	X X X	1 1 1	Unconditionally return (down one level in the stack).
RNC, RNZ, RP, RPO	(3 or 5)	0 0	0 C <sub>4</sub> C <sub>3</sub>	0 1 1	Return (down one level in the stack) if the condition flip-flop is false. Otherwise, execute the next instruction in sequence.
RC, RZ, RM, RPE	(3 or 5)	0 0	1 C <sub>4</sub> C <sub>3</sub>	0 1 1	Return (down one level in the stack) if the condition flip-flop is true. Otherwise, execute the next instruction in sequence.
RST	(5)	0 0	A A A	1 0 1	Call the subroutine at memory address AAA000 (up one level in the stack).

## Input/Output Instructions

IN	(8)	0 1	0 0 M	M M 1	Read the content of the selected input port (MMM) into the accumulator.
OUT	(6)	0 1	R R M	M M 1	Write the content of the accumulator into the selected output port (RRMMM, RR ≠ 00).

## Machine Instruction

HLT	(4)	0 0	0 0 0	0 0 X	Enter the STOPPED state and remain there until interrupted.
	(4)	1 1	1 1 1	1 1 1	

## NOTES:

- (1) SSS = Source Index Register  
DDD = Destination Index Register } These registers, r, are designated A(accumulator-000), B(001), C(010), D(011), E(100), H(101), L(110).
- (2) Memory registers are addressed by the contents of registers H & L.
- (3) Additional bytes of instruction are designated by BBBBBBBB.
- (4) X = "Don't Care".
- (5) Flag flip-flops are defined by C<sub>4</sub>C<sub>3</sub>: carry (00-overflow or underflow), zero (01-result is zero), sign (10-MSB of result is "1"), parity (11-parity is even).

## ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-55°C to +150°C
Input Voltages and Supply Voltage With Respect to V <sub>CC</sub>	+0.5 to -20V
Power Dissipation	1.0 W @ 25°C

## \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

## D.C. AND OPERATING CHARACTERISTICS

T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5V ±5%, V<sub>DD</sub> = -9V ±5% unless otherwise specified. Logic "1" is defined as the more positive level (V<sub>IH</sub>, V<sub>OH</sub>). Logic "0" is defined as the more negative level (V<sub>IL</sub>, V<sub>OL</sub>).

SYMBOL	PARAMETER	LIMITS			UNIT	TEST CONDITIONS
		MIN.	TYP.	MAX.		
I <sub>DD</sub>	AVERAGE SUPPLY CURRENT-OUTPUTS LOADED*		30	60	mA	T <sub>A</sub> = 25°C
I <sub>LI</sub>	INPUT LEAKAGE CURRENT			10	μA	V <sub>IN</sub> = 0V
V <sub>IL</sub>	INPUT LOW VOLTAGE (INCLUDING CLOCKS)	V <sub>DD</sub>		V <sub>CC</sub> -4.2	V	
V <sub>IH</sub>	INPUT HIGH VOLTAGE (INCLUDING CLOCKS)	V <sub>CC</sub> -1.5		V <sub>CC</sub> +0.3	V	
V <sub>OL</sub>	OUTPUT LOW VOLTAGE			0.4	V	I <sub>OL</sub> = 0.44mA C <sub>L</sub> = 200 pF
V <sub>OH</sub>	OUTPUT HIGH VOLTAGE	V <sub>CC</sub> -1.5			V	I <sub>OH</sub> = 0.2mA

\*Measurements are made while the 8008 is executing a typical sequence of instructions. The test load is selected such that at V<sub>OL</sub> = 0.4V, I<sub>OL</sub> = 0.44 mA on each output.

## A.C. CHARACTERISTICS


T<sub>A</sub> = 0°C to 70°C; V<sub>CC</sub> = +5V ±5%, V<sub>DD</sub> = -9V ±5%. All measurements are referenced to 1.5V levels.

SYMBOL	PARAMETER	8008		8008-1		UNIT	TEST CONDITIONS
		LIMITS		LIMITS			
		MIN.	MAX.	MIN.	MAX.		
t <sub>CY</sub>	CLOCK PERIOD	2	3	1.25	3	μs	t <sub>R</sub> , t <sub>F</sub> = 50ns
t <sub>R</sub> , t <sub>F</sub>	CLOCK RISE AND FALL TIMES		50		50	ns	
t <sub>φ1</sub>	PULSE WIDTH OF φ <sub>1</sub>	.70		.35		μs	
t <sub>φ2</sub>	PULSE WIDTH OF φ <sub>2</sub>	.55		.35		μs	
t <sub>D1</sub>	CLOCK DELAY FROM FALLING EDGE OF φ <sub>1</sub> TO FALLING EDGE OF φ <sub>2</sub>	.90	1.1		1.1	μs	
t <sub>D2</sub>	CLOCK DELAY FROM φ <sub>2</sub> TO φ <sub>1</sub>	.40		.35		μs	
t <sub>D3</sub>	CLOCK DELAY FROM φ <sub>1</sub> TO φ <sub>2</sub>	.20		.20		μs	
t <sub>DD</sub>	DATA OUT DELAY		1.0		1.0	μs	C <sub>L</sub> = 100pF
t <sub>OH</sub>	HOLD TIME FOR DATA BUS OUT	.10		.10		μs	
t <sub>IH</sub>	HOLD TIME FOR DATA IN	[1]		[1]		μs	
t <sub>SD</sub>	SYNC OUT DELAY		.70		.70	μs	C <sub>L</sub> = 100pF
t <sub>S1</sub>	STATE OUT DELAY (ALL STATES EXCEPT T1 AND T1I) [2]		1.1		1.1	μs	C <sub>L</sub> = 100pF
t <sub>S2</sub>	STATE OUT DELAY (STATES T1 AND T1I)		1.0		1.0	μs	C <sub>L</sub> = 100pF
t <sub>RW</sub>	PULSE WIDTH OF READY DURING φ <sub>22</sub> TO ENTER T3 STATE	.35		.35		μs	
t <sub>RD</sub>	READY DELAY TO ENTER WAIT STATE	.20		.20		μs	

[1] t<sub>IH</sub> MIN ≥ t<sub>SD</sub>




[2] If the INTERRUPT is not used, all states have the same output delay, t<sub>S1</sub>.

**TIMING DIAGRAM**




- Notes: 1. READY line must be at "0" prior to  $\phi_{22}$  of  $T_2$  to guarantee entry into the WAIT state.  
 2. INTERRUPT line must not change levels within 200 ns (max.) of falling edge of  $\phi_1$ .

**TYPICAL D.C. CHARACTERISTICS**



**TYPICAL A.C. CHARACTERISTICS**



**CAPACITANCE**  $f = 1MHz$ ;  $T_A = 25^\circ C$ ; Unmeasured Pins Grounded

SYMBOL	TEST	LIMIT (pF)	
		TYP.	MAX.
$C_{IN}$	INPUT CAPACITANCE	5	10
$C_{DB}$	DATA BUS I/O CAPACITANCE	5	10
$C_{OUT}$	OUTPUT CAPACITANCE	5	10